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1 Introduction
Measuring similarities between large sequences of genetic information is a formidable task
requiring enormous amounts of computer time. Geneticists claim that nearly two months
of CRAY-2 time are required to run a single comparison of the known database against
the new bases that will be found this year, and more than a CRAY-2 year for next year's
genetic discoveries, and so on.
The DNA IC, designed at HP-ICBD in cooperation with the California Institute of
Technology and the Jet Propulsion Laboratory, is being implemented in order to move
the task of genetic comparison onto workstations and personal computers, while vastly
improving performance.
The chip is a systolic (pumped) array comprised of 16 processors, control logic, and
global RAM, totaling 400,000 FETS. At 12 MHz, each chip performs 2.7 billion 16 bit
operations per second. Using 35 of these chips in series on one PC board (performing
nearly 100 billion operations per second), a sequence of 560 bases can be compared against
the eventual total genome of 3 billion bases, in minutes -- on a personal computer.
While the designed purpose of the DNA chip is for genetic research, other disciplines
requiring similarity measurements between strings of 7 bit encoded data could make use
of this chip as well. Cryptography and speech recognition are two examples.
A mix of full custom design and standard cells, in CMOS34, were used to achieve these
goals. Innovative test methods were developed to enhance controllability and observability
in the array. This paper describes these techniques as well as the chip's functionality.
This chip was designed in the 1989-90 timeframe.
2 Goals
The main project goal was to produce a device, for a larger system, that would prove
the new computing architecture. This meant integrating as much functionality as was
reasonable, with respect to cost. This includes as many processors, as much RAM per
processor, and as many other desired functions as possible. Performance was a lesser
concern, largely due to disk access being the initial system performance limiter, and also
because the architecture provides the main performance breakthrough. Limiting power
dissipation was a lesser, but real concern as well
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,_t the outset of the project, a staildard cell implementation was envisioned that might
c0iitaln 10 processors, each with 32 bytes of RAM on a 1 cm square device. In the end, a
_{is[om solution provided 16 processors, each with double the functionality and i28 bytes
ot i kM, on a roughly 1 cmx i.2 cm device.
k
Functionality
The primary funchon of the system, comprised largely from a series of DNA chips, is to
ioca{e regions of _' ': ' 'simxlarlty between strings o_ genetic bases, represented in ASCIi by the
characters; A, C, G, and T. A terse description of the method for achieving this end, is as
follows.
#irst, the primar v string is cotlvert by an external processor, such that each character
m that string ts replaced by four match scores, one for each of the four possible c_nKrac_ers
that it may be compared against in the sectary string. T_se scores, for eac_ c_arKc{_r
in tlae pm_ary--string, kre loaded x_nto the locKl RAMs o_ each successive isrocess0r, such
that each R._.M contains the four bytes representingthe four poss_bie scores caused lby
interaction of characters in the secondary string with that single character of the primary
siring. Eachprocessor's RXM is ]2_bytes, enoug_ t0 accommodate _- _- ASC--Ii. _ow, each
processor behaves as the agen t of one character in the primary string; hence, the length of
the primary string is initially limited to the the number of processors in the system (16 x
number of DNA chips). Through software the length can be expanded without limit, by
method 0f i_artlt_oning the S{ring _ana uslng sui_cient overiap. --
Secondly, a number of constants are loaded into each chip by the external system
processor _ such as; chip location within the pipeline, how to deal with gaps that naturally
occur wx in genehc sequences, and 6t--_er_:
At this point, the pipeline begins to function. The secondary string enter_s the front of
the p_pellne and _s passed from one processor to the next on each successive clock. Each
character with!n.thls string is used as an address to.the!ocal _RAMofth_e _u-_r_i p_essiSr
visited by that individual Character. By this method, the appropriate score is retrieved
from the local RAM for the interaction between the characters of the two separate stHng_.
Along wit_h the former occurring, the follow three equations areprocessed within that
same clock cycle, in each processor. (Smith and Waterman, Best Subsequence Alignments
Algorithm.):
Hi,j --max{O,I'[i_l,j-1 + s(a,, b_), E,,_, F,,_}
with
Ei,j = rnam{Hi,j_ - (UE+ v1 ), Eij-1 - VE}
= + - "r}
where F,H and b are pipelined, E is fed back within the processor, UE,VE,UF, and
VF are constants dealing with sequence gaps, and s(a_,bj) is the score produced by the
intersectlon of the two characters from the different strings.
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Additionally, each processor monitors its H value, which represents quantitatively the
similarity between strings, and detects its peak. If this peak exceeds a programmed thresh-
old, this value, as well as the location of this occurrence within the secondary string, is
piped along through the remaining processors on the given chip and then stored in the
chips global FIFO RAM. The range of this location value limits the secondary string to
4 million characters. However with use of external software, an unlimited string can be
applied.
This process occurs simultaneously in all processors on each chip, until the entire sec-
ondary string has been piped all the way through, or the external system processor in-
terrupts. The equations and peak detector are implemented with five adders and seven
comparators; the values (UE + v_) and (UF + VF) are provided as constants.
When a value has been stored in the global FIFO RAM, the chip signals the external
system processor, and at the system processor's convenience, reads that data from the chip
into a global system RAM. This is the raw similarity information desired from the system.
Of course, if any chip's FIFO nears overflow, a system interrupt is issued, by that chip, to
pause the entire pipeline until the RAMs can be emptied.
4 Design Challenges
Technical challenges included; performancel power, and density concerns, as well as prob-
lems pertaining to pad switching noise and testability.
By custom designing most circuitry for near maximum density, lower power and higher
performance fell out as by-products. Most N channel devices in the pipeline were sized at
5/* wide and 1/z long. The small devices reduced power consumption, as well as greatly
improved the circuit density. By careful floorplanning to minimize interconnect capaci-
tance, chip performance was improved over that of a standard cell approach. One of the
key sub-modules within the processor is a 16 bit adder. At 426/, by 215/* (896 FETs),
the custom adder is one seventh the size of its standard cell implementation; at 4 roW, its
power consumption is one sixth; and at 11 nS, its performance is improved by more than
two fold over the standard cell solution.
While the conservative design goal of 12 MHz does not seem worthy of CMOS34,
consider two of the paths to be traversed in the 83 nS cycle; 1) Register -- 16 bit signed
addition -- 6 x (16 bit signed compare and select greatest) -- 5 gates -- Register, and
2) Register -- address RAM -- 16 signed bit addition -- 3 x (16 bit signed compare and
select greatest) -- 5 gates -- Register.
The next area of concern was with pad switching noise. This resulted from being bound
to a 208 lead Quad Flat Pack, with 190 signal pins, leaving only 18 power pads. While
having a full synchronous design helped in some aspects, it also created the possibility
of having all 65 pipeline outputs and all 32 global data bus pads switch simultaneously.
Additionally, several other system pads could be switching as well. It is helpful that all
pipeline input signals are latched on the rising clk, while the pipeline outputs do not change
until a number of gate delays later. However, several volts of supply noise could easily be
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generated by swltch]ng the standard pads, causing erroneous inputs and outpiits on the
g|o_bal system pads. Additionally, latchup was a concern.
_he solutlon was to create three modified pads and use an expanded power distribution
scheme. All pad input sensors (TTL level Schmitt) were connected to one Vdd pad and
t_o Gnd plods; 124 inputs total. The output drivers for pipeline outputs, and global data
bus were connected to 4 Vdd pads and 5 End pads; _ outputs t0tal. The remaining 4
global system pads, capable of causing system interrupts, were connected to their own
isolated pair of power pads. Lastly, the chip core and output pad stage-ups were placed
on two pairs of power pads.
While this helped to isolate the noisy circuitry from sensitive circuitry, the noise spikes
on the dirty power bus from output switching, were still too high. Several things were done
to help reduce the noise. First, the drivers for the 65 pipeline outputs were greatly reduced
so that the rise time on the Sentry 15's 60 pF load would be 40 nS worst case. These outputs
wiii normally See only 7-i0 pF in {he product, as the output pad communicates only with
the neighi)or|ng chip's input pad.
The global data bus pads created anoth6r problem in that their loading depended
directiy on how many i)N_ chips were _aced in the s_,stem, as they _ connect direci|y
to one anotiier, in tide initial system, t_is ioad Would be '275 p_. _iiice the 32 data bus pads
were by far the largest contributor to noise, and because their load could vary, anoth/_r
scheme was employed. The data pads each contain two sets of output drivers; one small
anti one large. A signal to the pad determines whether the large drivers are used in parallel
with the small ones, or whether the small drives are used alone. A control register bit is
used to turn off the larger drivers, jn t_heeventthat the data..... bus had a small c_pacitive
ioading, or that the noise from the larger drivers was simply unacceptable (in which_case,
the system clk rate woult] have io be reduced). Tlie rise time _or a _ p_" load with ihe
large drivers is 20 nS, worst case, and 75 nS without those drivers.
Additionally, care was taken to turn on output drivers slowly; about a 3 nS to 4 nS
rise time on the driver's gate. Skewing of data to the pad drivers also helped to reduce
-ihe swit&i-ng n-oiTe_se7............
The last major Challenge was in the area of test. Standard methods for testing the part
in its normal operating mode were seen to be near impossible. The controlIab_t_r and
observabillty of nodes deep in the pipeline of 16 processors was very near zero. Since each
processor in_terfaces t_o the prew[0us_proees - _sor thrgugh a register bank, sea n testing seemed
to be the obvious solution. However, with about 150 register bits in each processor, and
a total of 16 processors and one additional pipeline register buffer, the full scan vector
length would be over 2500 bits. With a Sentry 15 limited to 256k total vectors, this would
provide only 100 scan vectors, with no vector memory available for testing the 22k bytes
of RAM, nor the control logic. Several thousand scan vectors were desired for testing the
processors.
The solution was to take advantage of the fact that all of the processors are identical,
and therefore given the same input scan vector, will produce the exact same resultant
output vector in the register bank of the pipeline's next stage. The method then, is
to scan in a vector that is only one processor register bank long (150 bits), into all 16
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processors simultaneously. After clocking the device once in normal mode, as in standard
scan methodology, the 16 resultant vectors are scanned out of the processors and onto
16 independent lines of the global data bus, readable from the chip's data bus pads.
Additionally for testing in the product, all 16 scan outputs are connected, on chip, to a
equality function. If, when in test mode, all of the 16 scan outputs are not equal, then
an error pin is activated for notification of the external system processor. The system
processor can then set another pin on the errant chip so that the pipeline data coming on
chip is diverted around the 16 processors, to the final buffer register, thereby fixing the
whole pipeline at the cost of those 16 processors.
5 Results
First prototypes of the DNA chip were tested in Spring of 1990. Several timing problems
were found in chip functions that had not been completely simulated by the designers.
Second prototypes produced perfect parts. JPL currently has a circuit board 16 DNA
chips (a total of 256 processors) running and interfaced to a workstation.
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